

Projekat iz predmeta Projektovnje pomoću računara - Optimizacija konkurentnog koda

Profesor: dr Miloš Stojanović

Studenti:
Ilić Dragana REr 23/13
Nikolić Stefan SER 56/13
Đurović Igor REr 19/13




Optimizacija konkurentnog koda

- Cilj: sa što manje hardverskih resursa realizovati željenu funkciju.
- Minimizacija broja aritmetičkih i relacionih operatora u kodu.
- Dve tehnike:
 1. Deoba operatora - preuređiti kod tako da se isti operator može iskoristiti za obavljanje više različitih operacija.
 2. Deoba funkcija - više funkcija realizuju se tako da dele neke zajedničke delove ili se jedna funkcija koristi za realizaciju neke druge funkcije.



Zadatak

Izvršiti implementaciju dve varijante VHDL opisa višefunkcionalne aritmetičke jedinice na FPGA. Uporediti dva rešenja prema složenosti (zauzeće hardverskih resursa) i performansama (propagaciono kanjenje) za 3 vrednosti gneričkog parametra n: 4, 8 i 16.




c1	c0	Operacija	y
0	0	Sabiranje	$a + b$
0	1	Oduzimanje	$a - b$
1	0	Minimum	$\text{Min}(a, b)$
1	1	Maksimum	$\text{Max}(a, b)$




Početak

Biramo New Project za novi projekat.



Kreiranje novog projekta




1. Upišite ime projekta.
2. Izaberite lokaciju gde će biti smešten.
3. Izaberite tip projekta.
(biramo HDL)
4. NEXT

Izbor integrisanog kola


Biramo konkretno kolo za koje će biti realizovan projekat.

Ostalo ostaviti kako jeste, zatim potvrditi sa Next.




Rezime projekta

Informativni dijalogu
projektu, biramo
Finish.



Izgled novog projekta



Izvorni projektni fajlovi


Editor za HDL kod, šematski editor

Lista operacija koje se mogu izvršavati nad izvornim fajlovima

Poruke koje softver šalje tokom izvršenja izabrane operacije

Kreiranje novog projektnog fajla - neoptimizovan kod

Desni klik preko
oznake kola, a onda
New Source




Kreiranje novog projektnog fajla

1.Izbor tipa projektnog fajla
(biramo VHDL Module)

2.Upišite ime projektnog
fajla (neka bude au_nopt)


3.Lokacija - neka ostane
predložena lokacija

4.Next




“Prazan” modul

1. Next



“Prazan” modul


Informativni dijalog o projektnom fajlu, biramo Finish.



Novi modul - neoptimizovan

Selektovan je projektni fajl.


Obrišemo sve i pišemo kod iz početka



The screenshot shows the Xilinx ISE Project Navigator interface. A blue callout points to the 'au_nopt.vhd' file in the 'Hierarchy' tree under the 'xc3s500e-5fg320' device. Another blue callout points to the beginning of the code editor window, which displays the following VHDL code:

```
1  -----
2  -- Company:
3  -- Engineer:
4  --
5  -- Create Date: 10:45:21 02/12/2015
6  -- Design Name:
7  -- Module Name: au_nopt - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
```

Pisanje neoptimizovanog koda



Neoptimizovana arhitektura - kod

numeric_std

Podrazumeva
vrednost generičnog
parametra

Neoptimizovana
arhitektura

```
18  --
19  -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
23
24 entity au is
25     generic (N : integer :=16);
26     port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
27             c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
28             y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
29 END au;
30
31 architecture Behavioral OF au IS
32     SIGNAL sum, dif, min, max : STD_LOGIC_VECTOR(N-1 DOWNTO 0);
33 BEGIN
34     sum <= STD_LOGIC_VECTOR(SIGNED(a) + SIGNED(b));
35     dif <= STD_LOGIC_VECTOR(SIGNED(a) - SIGNED(b));
36     min <= a WHEN (SIGNED(a) < SIGNED(b)) ELSE
37         b;
38     max <= a WHEN (SIGNED(a) > SIGNED(b)) ELSE
39         b;
40     WITH c SELECT
41         y <= sum WHEN "00",
42                     dif WHEN "01",
43                     min WHEN "10",
44                     max WHEN OTHERS;
45 END Behavioral;
```

Prilikom sisteze koda
biće usvojena ova
vrednost generičnog
parametra



Pisanje koda

ISE Project Navigator (P.58f) - D:\projekat\au\au.xise - [au_nopt.vhd*]

File Edit View Project Source Process Tools Window Layout Help

Design View: Implementation Simulation

Hierarchy

- au
 - xc3s500e-5fg320
 - au_nopt - Behavioral (au_nopt.vhd)

No Processes Running

Processes: au_nopt - Behavioral

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- Implement Design
- Generate Programming File
- Configure Target Device
- Analyze Design Using ChipScope

```
18 --  
19 library IEEE;  
20 use IEEE.STD_LOGIC_1164.ALL;  
21 use IEEE.NUMERIC_STD.ALL;  
22  
23 entity au is  
24     generic (N : integer :=16);  
25     port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);  
26             c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);  
27             y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));  
28 END au;  
29  
30 architecture Behavioral OF au IS  
31     SIGNAL sum, dif, min, max : STD_LOGIC_VECTOR(N-1 DOWNTO 0);  
32 BEGIN  
33     sum <= STD_LOGIC_VECTOR(SIGNED(a) + SIGNED(b));  
34     dif <= STD_LOGIC_VECTOR(SIGNED(a) - SIGNED(b));  
35     min <= a WHEN (SIGNED(a) < SIGNED(b)) ELSE  
36         b;  
37     max <= a WHEN (SIGNED(a) > SIGNED(b)) ELSE  
38         b;  
39     WITH c SELECT  
40         y <= sum WHEN "00",  
41                     dif WHEN "01",  
42                     min WHEN "10",  
43                     max WHEN OTHERS;  
44     END Behavioral;  
45
```

au_nopt.vhd* Design Summary

Console

```
Started : "Launching ISE Text Editor to edit au_nopt.vhd".  
Launching Design Summary/Report Viewer...
```

Console Errors Warnings Find in Files Results

Ln 31 Col 31 VHDL

Provera sintakse

Selektovan je projektni fajl.

Klik na + ispred Synthesize -XST

Dvoklik na Check Syntax.

Poruka da nema sintaksnih grešaka

The screenshot shows the ISE Project Navigator interface. In the top left, there's a blue callout pointing to the 'au - Behavioral (au_nopt.vhd)' item in the Hierarchy tree under the 'Implementation' tab. In the middle-left, another blue callout points to the 'Synthesize - XST' option in the 'Processes' dropdown menu. On the right, the main window displays the VHDL code for the 'au' entity:

```
18 --  
19 library IEEE;  
20 use IEEE.STD_LOGIC_1164.ALL;  
21 use IEEE.NUMERIC_STD.ALL;  
22  
23 entity au is  
24     generic (N : integer :=16);  
25     port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);  
26             c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);  
27             y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));  
28 END au;  
29  
30 architecture Behavioral OF au IS  
31     SIGNAL sum, dif, min, max : STD_LOGIC_VECTOR(N-1 DOWNTO 0);  
32 BEGIN  
33     sum <= STD_LOGIC_VECTOR(SIGNED(a) + SIGNED(b));  
34     dif <= STD_LOGIC_VECTOR(SIGNED(a) - SIGNED(b));  
35     min <= a WHEN (SIGNED(a) < SIGNED(b)) ELSE  
36         b;  
37     max <= a WHEN (SIGNED(a) > SIGNED(b)) ELSE  
38         b;  
39     WITH c SELECT  
40         y <= sum WHEN "00",  
41                     dif WHEN "01",  
42                     min WHEN "10",  
43                     max WHEN OTHERS;  
44     END Behavioral;  
45
```

The bottom console pane shows the output of the syntax check:

```
Entity <au> (Architecture <Behavioral>) compiled.  
Process "Check Syntax" completed successfully
```

At the very bottom, there are tabs for 'Console', 'Errors', 'Warnings', and 'Find in Files Results'.

Implementacija neoptimizovane arhitekture

Selektovan je projektni fajl.

Dvaklik na Implement Desing.

Poruka da je implementacija uspešno okončana.

The screenshot shows the Xilinx ISE Project Navigator interface. A blue callout points to the 'Implementation' tab in the top menu bar. Another blue callout points to the 'Implement Design' option in the 'Design' menu's dropdown. A third blue callout points to the 'Console' window at the bottom, which displays the message: 'Process "Generate Post-Place & Route Static Timing" completed successfully'. The main workspace shows a VHDL code file named 'au_nopt.vhd' with the following content:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity au is
    generic (N : integer :=16);
    port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
          c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
          y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
END au;

architecture Behavioral OF au IS
    SIGNAL sum, dif, min, max : STD_LOGIC_VECTOR(N-1 DOWNTO 0);
BEGIN
    sum <= STD_LOGIC_VECTOR(SIGNED(a) + SIGNED(b));
    dif <= STD_LOGIC_VECTOR(SIGNED(a) - SIGNED(b));
    min <= a WHEN (SIGNED(a) < SIGNED(b)) ELSE
        b;
    max <= a WHEN (SIGNED(a) > SIGNED(b)) ELSE
        b;
    WITH c SELECT
        y <= sum WHEN "00",
        dif WHEN "01",
        min WHEN "10",
        max WHEN OTHERS;
END Behavioral;
```

Postavljanje vremenskog ograničenja

Selektovan je projektni fajl.

Klik na + ispred User Constraints

Dupli klik preko "Create Timing Constraints"

The screenshot shows the Xilinx ISE Project Navigator interface. The top menu bar includes File, Edit, View, Project, Source, Process, Tools, Window, Layout, and Help. The main window displays the ISE Project Navigator (P.58f) - D:\projekat\au\au.xise - [au_nopt.vhd]. The left pane shows the Design Hierarchy with a selected project 'au' and device 'xc3s500e-5fg320'. The right pane shows the VHDL code for 'au_nopt.vhd':

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity au is
    generic (N : integer :=16);
    port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
          c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
          y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
END au;

architecture Behavioral OF au IS
    SIGNAL sum, dif, min, max : STD_LOGIC_VECTOR(N-1 DOWNTO 0);
BEGIN
    sum <= STD_LOGIC_VECTOR(SIGNED(a) + SIGNED(b));
    dif <= STD_LOGIC_VECTOR(SIGNED(a) - SIGNED(b));
    min <= a WHEN (SIGNED(a) < SIGNED(b)) ELSE
        b;
    max <= a WHEN (SIGNED(a) > SIGNED(b)) ELSE
        b;
    WITH c SELECT
        y <= sum WHEN "00",
        dif WHEN "01",
        min WHEN "10",
        max WHEN OTHERS;
END Behavioral;
```


The bottom pane shows the Console output:

```
Total time: 1 secs
Process "Generate Post-Place & Route Static Timing" completed successfully
```

Annotations with blue arrows point to the following areas:

- A blue arrow points from the text "Selektovan je projektni fajl." to the project tree in the left pane.
- A blue arrow points from the text "Klik na + ispred User Constraints" to the "+" icon before "User Constraints" in the context menu.
- A blue arrow points from the text "Dupli klik preko "Create Timing Constraints"" to the "Create Timing Constraints" option in the context menu.

Postavljanje vremenskog ograničenja



Postavljanje vremenskog ograničenja

Screenshot of ISE Project Navigator (P.58f) showing the "Timing Constraints" interface.


The "Source Constraint File" dropdown shows "auf.ucf". The "Constraint Type" tree view has "Timing Constraints" selected. A message box from the "Project Navigator" window states "The design has no Clocks." with an "OK" button highlighted by a red rectangle.

The "Console" tab at the bottom displays the message: "INFO: auf.ucf created and added to project."

The bottom banner features a blue background with various icons related to engineering and technology, including gears, wind turbines, a car, and people.

Page footer: ВСОДА ТЕХНИКА ШКОЛА СТРУКОВНИХ СТУДИЈА у Нишу

Postavljanje vremenskog ograničenja




Klik na + ispred
Timing Constraints

Klik na + ispred
Exceptions

Pritisnite desni taster
iznad opcije Paths i
izaberite opciju Create
Constraint.

Postavljanje vremenskog ograničenja



Postavljanje vremenskog ograničenja


Odabratи All Pads.

Odabratи All Pads.

Upisati 20.

Uneti naziv ograničenja, TS_P2P.

Ok.





Postavljanje vremenskog ograničenja

State ▲	TIMESPEC Name	From	Thru	To	MaxDelay	TIG	Reference TIMESPEC	Factor	Data Path Only	Source
1 OK	TS_P2P	PADS		PADS	20 ns	No			No	au.ucf
2										




Postavljanje vremenskog ograničenja



Postavljeno vremensko ograničenje

Kreiran je UCF
fajl.




The screenshot shows the ISE Project Navigator interface. A blue callout bubble points from the text "Kreiran je UCF fajl." to the "au.ucf" file in the Hierarchy pane. The Hierarchy pane also lists the project structure: au > xc3s500e-5fg320 > au - Behavioral (au_nopt.vhd). The main workspace displays the VHDL code for the "au" entity:

```
--  
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;  
use IEEE.NUMERIC_STD.ALL;  
  
entity au is  
    generic (N : integer :=16);  
    port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);  
          c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);  
          y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));  
END au;  
  
architecture Behavioral OF au IS  
    SIGNAL sum, dif, min, max : STD_LOGIC_VECTOR(N-1 DOWNTO 0);  
BEGIN  
    sum <= STD_LOGIC_VECTOR(SIGNED(a) + SIGNED(b));  
    dif <= STD_LOGIC_VECTOR(SIGNED(a) - SIGNED(b));  
    min <= a WHEN (SIGNED(a) < SIGNED(b)) ELSE  
          b;  
    max <= a WHEN (SIGNED(a) > SIGNED(b)) ELSE  
          b;  
    WITH c SELECT  
        y <= sum WHEN "00",  
                  dif WHEN "01",  
                  min WHEN "10",  
                  max WHEN OTHERS;  
END Behavioral;
```


The bottom status bar shows "Design Summary (out of data)" and the tabs "Console", "Errors", "Warnings", and "Find in Files Results".

Postavljeno vremensko ograničenje




Kreiranje novog projektnog fajla - optimizovani kod

Desni klik preko
oznake kola, a onda
New Source.




Kreiranje novog projektnog fajla – optimizovani kod

- 1.Izbor tipa projektnog fajla(biramoVHDL Module)
- 2.Upišite ime projektnog fajla (neka bude au_opt)
- 3.Lokacija -neka ostane predložena lokacija
- 4.Next




Kreiranje novog projektnog fajla – optimizovani kod

1. Next




Kreiranje novog projektnog fajla – optimizovani kod



Novi modul – optimizovan kod

Selektovan je projektni fajl.


Obrišemo sve i pišemo kod iz početka



The screenshot shows the Xilinx ISE Project Navigator interface. A blue callout bubble points to the 'au_opt.vhd' file in the project hierarchy. Another blue callout bubble points to the code editor window, which displays the initial template for a behavioral module. The code editor tab bar shows 'au_nopt.vhd', 'Design Summary (out of date)', 'au.ucf', and 'au_opt.vhd'. The console window at the bottom shows the message: 'INFO:ProjectMgmt - Parsing design hierarchy completed successfully.' and 'Started : "Launching ISE Text Editor to edit au_opt.vhd".'

```
1 --- Company:  
2 --- Engineer:  
3 ---  
4 --- Create Date: 11:51:28 02/12/2015  
5 --- Design Name:  
6 --- Module Name: au_opt - Behavioral  
7 --- Project Name:  
8 --- Target Devices:  
9 --- Tool versions:  
10 --- Description:  
11 ---  
12 --- Dependencies:  
13 ---  
14 --- Revision:  
15 --- Revision 0.01 - File Created  
16 --- Additional Comments:  
17 ---  
18 ---  
19 library IEEE;  
20 use IEEE.STD_LOGIC_1164.ALL;  
21  
22 -- Uncomment the following library declaration if using  
23 -- arithmetic functions with Signed or Unsigned values  
24 --use IEEE.NUMERIC_STD.ALL;  
25  
26 -- Uncomment the following library declaration if instantiating  
27 -- any Xilinx primitives in this code.  
28 --
```

Pisanje optimizovanog koda



Optimizovana arhitektura - kod

```
19 library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
21 use IEEE.NUMERIC_STD.ALL;
22
23
24 entity au_opt is
25     generic (N : integer :=16);
26     port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
27             c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
28             y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
29 END au_opt;
30
31 architecture Behavioral OF au_opt IS
32     SIGNAL au, bu : UNSIGNED(N-1 DOWNTO 0);
33     SIGNAL cu : UNSIGNED (0 DOWNTO 0);
34     SIGNAL s : STD_LOGIC_VECTOR(N-1 DOWNTO 0);
35 BEGIN
36     au <= UNSIGNED(a);
37     bu <= UNSIGNED(b) WHEN c = "00" ELSE
38         UNSIGNED(NOT b);
39     cu <= "0" WHEN c = "00" ELSE
40         "1";
41     s <= STD_LOGIC_VECTOR(au + bu + cu);
42     Y <= s WHEN (c = "00" OR c = "01") ELSE
43         a WHEN (c = "10" AND s(15) = '1') OR (c = "11" AND s(15) = '0') ELSE
44         b;
45 END Behavioral;
46
```

Prilikom sisteze koda
biće usvojena ova
vrednost generičnog
parametra



Pisanje optimizovanog koda

ISE Project Navigator (P.58f) - D:\projekat\au\au.xise - [au_opt.vhd*]

File Edit View Project Source Process Tools Window Layout Help

Design

Hierarchy

- au
 - xc3s500e-5fg320
 - au_opt - Behavioral (au_opt.vhd)
 - au - Behavioral (au_nopt.vhd)

No Processes Running

No single design module is selected.

Design Utilities

- Update All Schematic Files
- Compile HDL Simulation Libr...
- Regenerate All Cores
- Check All Core Versions

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity au_opt is
    generic (N : integer :=16);
    port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
          c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
          y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
END au_opt;

architecture Behavioral OF au_opt IS
    SIGNAL au, bu : UNSIGNED(N-1 DOWNTO 0);
    SIGNAL cu : UNSIGNED (0 DOWNTO 0);
    SIGNAL s : STD_LOGIC_VECTOR(N-1 DOWNTO 0);
BEGIN
    au <= UNSIGNED(a);
    bu <= UNSIGNED(b) WHEN c = "00" ELSE
        UNSIGNED(NOT b);
    cu <= "0" WHEN c = "00" ELSE
        "1";
    s <= STD_LOGIC_VECTOR(au + bu + cu);
    Y <= s WHEN (c = "00" OR c = "01") ELSE
        a WHEN (c = "10" AND s(15) = '1') OR (c = "11" AND s(15) = '0') ELSE
        b;
END Behavioral;
```

au_nopt.vhd Design Summary (out of date) au.ucf au_opt.vhd*

Console

INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Launching ISE Text Editor to edit au_opt.vhd".

Console Errors Warnings Find in Files Results

Ln 46 Col 1 VHDL

Provera sintakse

Selektovan je projektni fajl.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity au_opt is
    generic (N : integer :=16);
    port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
          c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
          y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
END au_opt;

architecture Behavioral OF au_opt IS
    SIGNAL au, bu : UNSIGNED(N-1 DOWNTO 0);
    SIGNAL cu : UNSIGNED (0 DOWNTO 0);
    SIGNAL s : STD_LOGIC_VECTOR(N-1 DOWNTO 0);
BEGIN
    au <= UNSIGNED(a);
    bu <= UNSIGNED(b) WHEN c = "00" ELSE
        UNSIGNED(NOT b);
    cu <= "0" WHEN c = "00" ELSE
        "1";
    s <= STD_LOGIC_VECTOR(au + bu + cu);
    Y <= s WHEN (c = "00" OR c = "01") ELSE
        a WHEN (c = "10" AND s(15) = '1') OR (c = "11" AND s(15) = '0') ELSE
        b;
END Behavioral;
```

Dvaklik na Check Syntax.

Poruka da nema sintaksnih grešaka

Implementacija optimizovane arhitekture

Selektovan je projektni fajl.

Dvaklik na Implement Design.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity au_opt is
    generic (N : integer :=16);
    port (a,b : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
          c : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
          y : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
END au_opt;

architecture Behavioral OF au_opt IS
    SIGNAL au, bu : UNSIGNED(N-1 DOWNTO 0);
    SIGNAL cu : UNSIGNED (0 DOWNTO 0);
    SIGNAL s : STD_LOGIC_VECTOR(N-1 DOWNTO 0);
BEGIN
    au <= UNSIGNED(a);
    bu <= UNSIGNED(b) WHEN c = "00" ELSE
        UNSIGNED(NOT b);
    cu <= "0" WHEN c = "00" ELSE
        "1";
    s <= STD_LOGIC_VECTOR(au + bu + cu);
    Y <= s WHEN (c = "00" OR c = "01") ELSE
        a WHEN (c = "10" AND s(15) = '1') OR (c = "11" AND s(15) = '0') ELSE
            b;
END Behavioral;
```

Poruka da nema sintaksnih grešaka

Izveštaj o sintezi – neoptimizovan kod

Dvaklik na Design
Summary Reports

The screenshot shows the Xilinx Vivado IDE interface. A blue callout bubble points to the 'Design Summary Reports' option in the 'Design' menu. The main window displays the 'Design Summary' report for the file 'au_nopt.vhd'. The report includes sections for Clock Report, Errors and Warnings, Detailed Reports (with Synthesis Report selected), and Device utilization summary. The device utilized is 3s500efg320-5. The utilization statistics are as follows:

Resource	Count	Total	Percentage
MUXF5	16	4656	1%
VCC	1	9312	1%
XORCY	32		
IO Buffers	50		
IBUF	34		
OBUF	16		

Device utilization summary:


Selected Device : 3s500efg320-5

Resource Type	Count	Total	Percentage
Number of Slices	49	4656	1%
Number of 4 input LUTs	97	9312	1%
Number of IOs	50		
Number of bonded IOBs	50	232	21%

Partition Resource Summary:

No Partitions were found in this design.

Izveštaj o sintezi – neoptimizovan kod



Upotrebjeni su:


- 1 16-bitni sabirač,
- 1 16-bitni oduzimač
- 1 16-bitni komparator za veće
- 1 16-bitni komparator za manje
- 1 16-bitni 4-u-1 mulplokser

```
Unit : aux synthesized.

HDL Synthesis Report

Macro Statistics
# Adders/Subtractors : 2
  16-bit adder : 1
  16-bit subtractor : 1
# Comparators : 2
  16-bit comparator greater : 1
  16-bit comparator less : 1
# Multiplexers : 1
  16-bit 4-to-1 multiplexer : 1
```

Izveštaj o sintezi – neoptimizovan kod



Za realizaciju kola u FPGA potreba su 49 slajsa sa iskorišćenih 97 LUT. Broj potrebnih pinova je 50.

```
# IBUF
# OBUF
-----
Device utilization summary:
-----
Selected Device : 3s500efg320-5

Number of Slices: 49 out of 4656 1%
Number of 4 input LUTs: 97 out of 9312 1%
Number of IOs: 50
Number of bonded IOBs: 50 out of 232 21%

-----
Partition Resource Summary:
-----
No Partitions were found in this design.

-----
TIMING REPORT
```



Izveštaj o sintezi – neoptimizovan kod

Maksimalno propagaciono kašnjenje iznosi 10.417 ns i odgovara kašnjenju signala od ulaza b(0) do izlaza y(15). Na toj putanju se nalazi 22 nivoa logike –22 redno povezanih LUT-ova).

Procena je da kašnjenje kroz logiku (kroz LUT-ove) iznosi 7, 914 ns, a kašnjenje kroz veze 2.504 ns).

The screenshot shows the Vivado IDE interface with the 'Synthesis Report' selected in the left pane. The right pane displays the 'Timing constraints' section, which includes a table of logic elements and their delays along a signal path from b<0> to y<15>. A blue callout box highlights the total delay of 10.417ns and the note about 22 levels of logic. Another blue callout box highlights the breakdown of the total delay into logic (7.914ns) and routing (2.504ns).

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->0	5	1.106	0.690	b_0_IBUF (b_0_IBUF)
LUT2:I0->0	1	0.612	0.000	Mcompar_max_cmp_gt0000_lut<0> (Mcompar_max_cmp_gt0000_lut<0>)
MUXCY:S->0	1	0.404	0.000	Mcompar_max_cmp_gt0000_cy<0> (Mcompar_max_cmp_gt0000_cy<0>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<1> (Mcompar_max_cmp_gt0000_cy<1>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<2> (Mcompar_max_cmp_gt0000_cy<2>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<3> (Mcompar_max_cmp_gt0000_cy<3>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<4> (Mcompar_max_cmp_gt0000_cy<4>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<5> (Mcompar_max_cmp_gt0000_cy<5>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<6> (Mcompar_max_cmp_gt0000_cy<6>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<7> (Mcompar_max_cmp_gt0000_cy<7>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<8> (Mcompar_max_cmp_gt0000_cy<8>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<9> (Mcompar_max_cmp_gt0000_cy<9>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<10> (Mcompar_max_cmp_gt0000_cy<10>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<11> (Mcompar_max_cmp_gt0000_cy<11>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<12> (Mcompar_max_cmp_gt0000_cy<12>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<13> (Mcompar_max_cmp_gt0000_cy<13>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<14> (Mcompar_max_cmp_gt0000_cy<14>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<15> (Mcompar_max_cmp_gt0000_cy<15>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<16> (Mcompar_max_cmp_gt0000_cy<16>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<17> (Mcompar_max_cmp_gt0000_cy<17>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<18> (Mcompar_max_cmp_gt0000_cy<18>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<19> (Mcompar_max_cmp_gt0000_cy<19>)
MUXCY:CI->0	1	0.051	0.000	Mcompar_max_cmp_gt0000_cy<20> (Mcompar_max_cmp_gt0000_cy<20>)
ORIF:I->0	1	2.169	0.000	y_9_ORIF (y_9_ORIF)

Total 10.417ns (7.914ns logic, 2.504ns route)
(76.0% logic, 24.0% route)

Izveštaj o implementaciji – neoptimizovan kod

Dvaklik na Place and Route Report.

internal clocks in this design. Because there are not defined timing reported in the PAR report in this mode. The PAR timing summary will Note: For the fastest runtime, set the effort level to "std". For b

Device speed data version: "PRODUCTION 1.27 2013-03-26".

Design Summary Report:

Parameter	Value	Usage (%)
Number of External IOBs	50 out of 232	21%
Number of External Input IOBs	34	
Number of External Input IBUFs	34	
Number of External Output IOBs	16	
Number of External Output IOBs	16	
Number of External Bidir IOBs	0	
Number of Slices	49 out of 4656	1%
Number of SLICEMs	0 out of 2328	0%

Overall effort level

Utrošeno je
49 slajsa.

Izveštaj o implementaciji – neoptimizovan kod

Dvaklik na Post-PAR Static Timing Report

```
SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.  
=====  
Timing constraint: TS_P2P = MAXNS;  
For more information, see From  
2400 paths analyzed, 16 endpoints.  
0 timing errors detected. (0)  
Maximum delay is 12.267ns.  
=====  
Paths for end point y<9> (P17.I)  
=====  
Slack (slowest paths): 7.733ns (req - data path)  
Source: a<1> (PAD)  
Destination: y<9> (PAD)  
Requirement: 20.000ns  
Data Path Delay: 12.267ns (Levels of Logic = 12)  
Maximum Data Path: a<1> to y<9>  
Location Delay type Delay(ns) Physical Resource  
Logical Resource(s)  
-----  
N17.I Tiopi 1.131 a<1>  
a<1>  
a_1_IBUF  
a_1_TBUF  
=====
```

Maksimalno kašnjenje u implementiranom kolu iznosi 12.267ns – ograničenje od 20 ns je zadovoljeno.

“Design Summary” – neoptimizovan kod

Dvaklik Summary.

Number of occupied Slices 49
Number of Slices containing only related logic 49
Number of Slices containing unrelated logic 0
Total Number of 4 input LUTs 97
Number of bonded IOBs 50
Average Fanout of Non-Clock Nets 2.54

Performance Summary

Final Timing Score:	0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Routing Results:	All Signals Completely Routed
Timing Constraints:	All Constraints Met

Detailed Reports

Status	Generated
Current	Thu Feb 12 11:56:00 2015
Current	Thu Feb 12 11:56:09 2015
Current	Thu Feb 12 11:56:14 2015
Current	Thu Feb 12 11:56:31 2015

[Post-PAR Static Timing Report](#) Current Thu Feb 12 11:56:36 2015

Podatak o maksimalnom propagacionom kašnjenju. Otvaramo levim klikom na “All Constraints Met”.

Podatak o maksimalnom propagacionom kašnjenju

	Constraint	Check	Worst Case Slack	Best Case Achievable	Timing Errors	Timing Score
1 Yes	TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PA...	MAXDE...	7.733ns	12.267ns	0	0

Design Overview

- Summary
- IOB Properties
- Module Level Utilization
- Timing Constraints
- Pinout Report
- Clock Report
- Static Timing

Errors and Warnings

- Parser Messages
- Synthesis Messages
- Translation Messages
- Map Messages
- Place and Route Messages
- Timing Messages
- Bitgen Messages
- All Implementation Messages

Detailed Reports

- Synthesis Report
- Translation Report


Summary

Show Columns

- Met
- Constraint
- Check
- Worst Case Slack
- Best Case Achievable
- Timing Errors
- Timing Score

Show Constraints


“Čišćenje” projektnog fajla – neoptimizovan kod



Biramo karticu “Project”.

Obrisati Projektni fajl
(Cleanup Project Files).


“Čišćenje” projektnog fajla – neoptimizovan kod




Biramo OK.

Prelazak na optimizovanu arhitekturu

Selektovan je projektni fajl. Desnim klikom na selektovani fajl otvaramo novi prozor.




Prelazak na optimizovanu arhitekturu



Biramo YES.



Prelazak na optimizovanu arhitekturu




Implementacija

Selektovan je projektni fajl.

Dvaklik na Implement Design.

Poruka da je implementacija uspešno okončana.



Izveštaj o sintezi – optimizovan kod

Dvaklik na Desing
Summary Reports

The screenshot shows the Xilinx ISE software interface. A blue callout bubble points to the 'Design Summary Reports' option in the 'Detailed Reports' section of the central pane. The interface includes a toolbar at the top, a project tree on the left, and several tabs at the bottom (Start, Design, Files, Libraries). The main pane displays synthesis reports for a design named 'au_opt'. The reports include device utilization summary, partition resource summary, and a timing report. The timing report notes that the numbers are estimates.

```
#      XORCY          : 16
# IO Buffers        : 50
#     IBUF           : 34
#     OBUF           : 16
=====
Device utilization summary:
-----
Selected Device : 3s500efg320-5

Number of Slices: 25 out of 4656 0%
Number of 4 input LUTs: 34 out of 9312 0%
Number of IOs: 50
Number of bonded IOBs: 50 out of 232 21%

Partition Resource Summary:
-----
No Partitions were found in this design.

=====
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE
```

Izveštaj o sintezi - optimizovan

Dvaklik na "Synthesis Report".

Adders/Subtractors : 1
16-bit adder carry in : 1

Upotrebljeni su:
1 16-bitni sabirač

Macro Statistics
Adders/Subtractors : 1
16-bit adder carry in : 1

Low Level Synthesis

Optimizing unit <au_opt> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block au_opt, ac

- Top of Report
- Synthesis Options Summary
- HDL Compilation
- Design Hierarchy Analysis
- HDL Analysis
- HDL Synthesis
 - HDL Synthesis Report
- Advanced HDL Synthesis
 - Advanced HDL Synthesis Report

Izveštaj o sintezi – optimizovan kod

Za realizaciju kola u FPGA potreba su 25 slajsa sa iskorišćenih 34 LUT. Broj potrebnih pinova je 50.

```
# IO Buf
# I
# O
-----
Device utilization summary:
-----
Selected Device : 3s500efg320-5

Number of Slices: 25 out of 4656 0%
Number of 4 input LUTs: 34 out of 9312 0%
Number of IOs: 50
Number of bonded IOBs: 50 out of 232 21%

Partition Resource Summary:
-----
No Partitions were found in this design.

-----
TIMING REPORT
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE
```

Izveštaj o sintezi – optimizovan kod

Maksimalno propagaciono kašnjenje iznosi 10.097 ns i odgovara kašnjenju signala od ulaza b(0) do izlaza y(14). Na toj putanju se nalazi 21 nivoa logike – 21 redno povezanih LUT-ova).

The screenshot shows the Xilinx ISE Synthesis Report interface. On the left, a tree view displays various message categories like Static Timing, Errors and Warnings, and Detailed Reports. The 'Synthesis Report' node under 'Detailed Reports' is selected. The main pane on the right contains a table of logic elements and their timing characteristics.

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->O	34	1.106	1.225	c_0_IBUF (c_0_IBUF)
LUT2:I0->O	1	0.612	0.357	cu1 (cu)
MUXCY:CI->O	1	0.051	0.000	Madd_s_cy<0> (Madd_s_cy<0>)
MUXCY:CI->O	1	0.051	0.000	Madd_s_cy<1> (Madd_s_cy<1>)
MUXCY:CI->O	1	0.051	0.000	Madd_s_cy<2> (Madd_s_cy<2>)
MUXCY:CI->O	1	0.051	0.000	Madd_s_cy<3> (Madd_s_cy<3>)
MUXCY:CI->O	1	0.051	0.000	Madd_s_cy<4> (Madd_s_cy<4>)
MUXCY:CI->O	1	0.051	0.000	Madd_s_cy<5> (Madd_s_cy<5>)
MUXCY:CI->O	1	0.051	0.000	Madd_s_cy<6> (Madd_s_cy<6>)
MUXCY:CI->O	1	0.051	0.000	Madd_s_cy<7> (Madd_s_cy<7>)
MUXCY:CI->O	1	0.051	0.000	Madd_s_cy<8> (Madd_s_cy<8>)
MUXCY:CI->O				
XORCY:CI->O				
LUT4:I2->O				
MUXFS:I1->O				
OBUF:I->O			3.169	y_9_OBUF
Total			10.097ns (7.249ns logic, 2.848ns route)	(71.8% logic, 28.2% route)

Procena je da kašnjenje kroz logiku (kroz LUT-ove) iznosi 7,249 ns, a kašnjenje kroz veze 2.848 ns).

Izveštaj o implementaciji – optimizovan kod

Dvaklik na Place and Route Report.

Static Timing
Errors and Warnings
Parser Messages
Synthesis Messages
Translation Messages
Map Messages
Place and Route Messages
Timing Messages
Bitgen Messages
All Implementation Messages
Detailed Reports
Synthesis Report
Translation Report
Map Report
Place and Route Report
Post-PAR Static Timing Report
Power

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 125.000)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)

Device speed data version: "PRODUCTION 1.27 2013-03-26".

Design Summary Report:

Number of External IOBs	50 out of 232	21%
Number of External Input IOBs	34	
Number of External Input IBUFs	34	
Number of External Output IOBs	1	
Number of External Output IOBs	1	
Number of External Bidir IOBs	1	
Number of Slices	25 out of 4656	1%
Number of SLICEMs	0 out of 2328	0%

Utrošeno je 25 slajsa.



Izveštaj o implementaciji – optimizovan kod

Dvaklik na Post-PAR Static Timing Report

SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.

=====

Timing constraint: TS_P2P = MAX ns;
For more information, see From

1979 paths analyzed, 16 endpoints.
0 timing errors detected. (0 s)
Maximum delay is 12.228ns.

Paths for end point y<0> (T17.P)

Slack (slowest paths): 7.772ns (req) - data path
Source: c<0> (PAD)
Destination: y<0> (PAD)
Requirement: 20.000ns
Data Path Delay: **12.228ns** (Levels of Logic = 12)

Maximum Data Path: c<0> to y<0>

Location	Delay type	Delay(ns)	Physical Resource	Logical Resource(s)
U18.I	Tiopi	1.131	c<0>	c<0>
				c_0_IBUF

Maksimalno kašnjenje u implementiranom kolu iznosi 12.228 ns – ograničenje od 20 ns je zadovoljeno.



Podatak o maksimalnom propagacionom kašnjenju

Design Overview		Constraint	Check	Worst Case Slack	Best Case Achievable	Timing Errors	Timing Score
1	Yes	TS P2P = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PA...	MAXDE...	5.985ns	14.015ns	0	0

Rezultati sinteze i implementacije neoptimizovane AU

Podaci o implementaciji

RTL komponente

1 sabirač

1 oduzimač

1 komparator za veće

1 komparator za manje

1 multiplekser 4-u-1

Podaci o implementaciji

N (broj bitova)	Slice (broj potrošenih slajsova)	Tp [ns] (max. prop. kašnjenja)
4	11	10.651 ns
8	25	10.298 ns
16	49	12.267 ns

Rezultati sinteze i implementacije optimizovane AU

Podaci o implementaciji


RTL komponente

1 sabirač/oduzimač

Podaci o implementaciji

N (broj bitova)	Slice (broj potrošenih slajsova)	Tp [ns] (max. prop. kašnjenja)
4	7	10.083 ns
8	13	10.759 ns
16	25	12.228 ns

Generisanje testbenča



Desnim klikom preko imena VHDL modula, a onda New Source.


Generisanje testbenča

1.Izbor tipa projektnog fajla
(biramo VHDL Test Bench)

2.Upišite ime projektnog
fajla (neka bude testbench)


3.Lokacija -neka ostane
predložena lokacija

4.Next



Generisanje testbenča

Mi biramo VHDL
Modul "au_opt", pa
biramo opciju
"Next".



Rezime testbenča



Testbenč

ISE Project Navigator (P.58f) - D:\projekat\au\au.xise - [au_tb.vhd]

File Edit View Project Source Process Tools Window Layout Help

Hierarchy

- au
 - xc3s500e-5fg320
 - au_opt - Behavioral (au_opt.vhd)
 - au - Behavioral (au_nopt.vhd)

No Processes Running

No single design module is selected.

Design Utilities

- Update All Schematic Files
- Compile HDL Simulation Libr...
- Regenerate All Cores
- Check All Core Versions

```
5 -- Create Date: 12:36:32 02/12/2015
6 -- Design Name:
7 -- Module Name: D:/projekat/au/au_tb.vhd
8 -- Project Name: au
9 -- Target Device:
10 -- Tool versions:
11 -- Description:
12 --
13 -- VHDL Test Bench Created by ISE for module: au_opt
14 --
15 -- Dependencies:
16 --
17 -- Revision:
18 -- Revision 0.01 - File Created
19 -- Additional Comments:
20 --
21 -- Notes:
22 -- This testbench has been automatically generated using types std_logic and
23 -- std_logic_vector for the ports of the unit under test. Xilinx recommends
24 -- that these types always be used for the top-level I/O of a design in order
25 -- to guarantee that the testbench will bind correctly to the post-implementation
26 -- simulation model.
27 -----
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33
34
```

Start Design Files Libraries

au_nopt.vhd au.ucf au_opt.vhd Design Summary (Implemented) au.ngc:1 au (Tech1) au_tb.vhd

View by Category

Design Objects of au

Instances	Pins	Signals	Properties of Signal: a_2_IBUF
a_0_IBUF a_1_IBUF	a(15:0) b(15:0)	a_2_IBUF a_3_IBUF	Name: a_2_IBUF Value: a_2_IBUF

Properties of Signal: a_2_IBUF

Name	Value
Name	a_2_IBUF

Console Errors Warnings Find in Files Results View by Category

Testbenč

Biramo Simulation.

The screenshot shows the ISE Project Navigator interface. A blue callout box points to the 'Behavioral' view tab in the 'View' dropdown menu. Another blue callout box points to the code editor window, which displays a VHDL testbench file named 'testbench - behavior (testbench.vhd)'. The code in the editor is as follows:

```
8 -- Name: au
9 -- Target Device:
10 -- Tool versions:
11 -- Description:
12 --
13 -- VHDL Test Bench Created by ISE for module: au_opt
14 --
15 -- Dependencies:
16 --
17 -- Revision:
18 -- Revision 0.01 - File Created
19 -- Additional Comments:
20 --
21 -- Notes:
22 -- This testbench has been automatically generated using
23 -- std_logic_vector for the ports of the unit under test. You
24 -- that these types always be used for the top-level I/O
25 -- to guarantee that the testbench will bind correctly to the post-implementation
26 -- simulation model.
27 --
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30 --
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
```

A red box highlights the library declaration at the bottom of the code.

A blue callout box on the right side contains the text: "Obrišemo sve i pišemo kod iz početka".

Testbenč - kod


```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 ENTITY testbench IS
5 END testbench;
6
7
8 ARCHITECTURE behavior OF testbench IS
9
10    -- Component Declaration for the Unit Under Test (UUT)
11
12    COMPONENT au_opt
13        PORT(
14            a : IN  std_logic_vector(15 downto 0);
15            b : IN  std_logic_vector(15 downto 0);
16            c : IN  std_logic_vector(1 downto 0);
17            y : OUT  std_logic_vector(15 downto 0)
18        );
19    END COMPONENT;
20
21
22    --Inputs
23    signal a : std_logic_vector(15 downto 0) := (others => '0');
24    signal b : std_logic_vector(15 downto 0) := (others => '0');
25    signal c : std_logic_vector(1 downto 0) := (others => '0');
26
27    --Outputs
28    signal y : std_logic_vector(15 downto 0);
29    -- No clocks detected in port list. Replace <clock> below with
30    -- appropriate port name
```



Testbenč - kod

```
35      -- Instantiate the Unit Under Test (UUT)
36      uut: au_opt PORT MAP (
37          a => a,
38          b => b,
39          c => c,
40          y => y
41      );
42
43      -- Stimulus process
44      stim_proc: process
45      begin
46
47          a<="0000000000000001";
48          b<="0000000000001000";
49
50          c<="00";
51          wait for 20 ns;
52
53          a<="0011100000000001";
54          b<="0100000000001100";
55          c<="01";
56          wait for 20 ns;
57          c<="10";
58          wait for 20 ns;
59          c<="11";
60          wait for 20 ns;
61
62      end process;
63
64 END;
```

Provera sintakse i pokretanje simulatora



Selektovanje Testbench-a.

Dvaklik na Post-Place &
Route Check Syntax.

Provera sintakse i pokretanje simulatora

The screenshot shows the Xilinx ISE Project Navigator interface. A blue callout bubble on the left contains two steps:


1. Dvoklik na Simulate Behavioral Model.
2. Poruka o ispravnosti sintakse.

The interface includes a toolbar at the top, a menu bar, and several windows. The 'Design' window shows a project hierarchy with a selected 'testbench - behavior' item. The 'Processes' window shows a list of processes, with 'Post-Place & Route Check Sy...' highlighted. The right side of the screen displays a VHDL code editor with syntax highlighting for a stimulus process. The bottom of the interface features tabs for 'Start', 'Design', 'Files', 'Libraries', and 'Console'. The 'Console' tab shows a message indicating successful syntax parsing.

```
ISE Project Navigator (P.58f) - C:\Users  
File Edit View Project Source Process Tools Window Layout Help  
Design View: Implementation Simulation  
Hierarchy  
au  
xc3s500e-5fg320  
testbench - behavior (testbench.vhd)  
glbl (au_opt_timesim.v)  
No Processes Running  
Processes: testbench - behavior  
ISim Simulator  
Post-Place & Route Check Sy...  
Simulate Post-Place & Route ...  
y => y;  
);  
-- Stimulus process  
stim_proc: process  
begin  
a<="0000000000000001";  
b<="0000000000001000";  
c<="00";  
wait for 20 ns;  
a<="0011000000000001";  
b<="0100000000001100";  
c<="01";  
wait for 20 ns;  
c<="10";  
wait for 20 ns;  
c<="11";  
wait for 20 ns;  
end process;  
END;  
Design Summary (Implemented)  
Parsing VHDL file "C:/Users/Stefan/Desktop/projekat/projekat/au/testben...  
Process "Post-Place & Route Check Syntax" completed successfully  
Console Errors Warnings Find in Files Results
```

Simulator

1. Zoom



Simulator



Simulator




Каšnjenje od trenutka
promene jednog od operanada

Simulator



Каšnjenje od trenutka
promene tipa operacije

Simulator



Postavljanje
rezultata